Regviz

Espressif Systems /ESP32-C6 /EXTMEM /L2_CACHE_ACS_FAIL_ID_ATTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as L2_CACHE_ACS_FAIL_ID_ATTR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C6/EXTMEM/L2_CACHE_ACS_FAIL_ID_ATTR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0L2_CACHE_FAIL_ID0L2_CACHE_FAIL_ATTR

Description

L2-Cache Access Fail ID/attribution information register

Fields

L2_CACHE_FAIL_ID

The register records the ID of fail-access when L1-Cache accesses L2-Cache.
L2_CACHE_FAIL_ATTR

The register records the attribution of fail-access when L1-Cache accesses L2-Cache due to cache accessing L1-Cache.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data